Introduction
The electromigmtion and hot Currier induced circuit performance degradation is one of primary concerns for longterm reliability of MOS VLSI circuits. The conventional approach of post layout/fabrication reliahility estimation is becoming increasingly costly due to lengthening of the design cycle due to previously unforseen reliabiiity prohlems. A logical alternative is to he able to predict reliahility at the logic or gate level so that circuits can he synthesized with reliahility in mind. If stochastic properties of primary input si,gnals are known, then signal activity [l] can he used to predict electromigration and hot carrier induced degradation.
Signal activity is associated with average numher of transitions occurring at any particular node of a circuit. The protdem of determining when and how often transitions occur at a node in a digital circuit is difficult hecause they depend on the applied input vectors and the sequence in which they are applied.
During the course of normal op eration each of these vary widely. Therefore prohahilistic techniques have been resorted to. All reported methods of estimating the prohahility of a transition at a circuit node involve estimation of signal probability, which is the prohahility that the logic value at a node is a ZERO or an ONE. 
2.2
Signal Probability and Signal Activity This subsection will briefly describe the concepts of signal probability and activity, the details of which are given in [l] . Let g(t), t E (-00, +co), be a stochasticprocers which takes the values logical 0 or logical 1, transitioning from one to the other at mndom times. A stochastic process is said to be strict-sense stationary (SSS) if its statistical properties are invariant to a shift of the time origin. More importantly, the mean of such a process does not change with time. If a constant-mean process g(t) has a finite variance and is such that g(t) and g(t + r) become uncorrelated as r -00, then g(t) is mean-ergodic.
As in [l] , we use the term mean-ergodic to refer to regular processes which are meanergodic and satisfy the two conditions of finite-variance and decaying auto-correlation.
For such a signal we can define the following terms: Definition:
The signal prolalility of signal q is given by:
The signal activity of a logic signal g(t) is eiven bv n&V A(g) = ,"rn= 7 where n,(t) is the number of transitions of g(t) in the time interval between q and 9. If the primary inputs to the circuit are modeled a~ mutually independent SSS meanergodic 0-I processes then the probability of signal g(t) assuming the logic value ONE at any given time t becomes a constant independent of time and is referred to as the equililrium siynal probability of random quantity g(t) and is denoted by P(s = I), which we refer to simply as signal prololility.
Secondly, A(g) becomes the expected number of transitions per unit time. Let us consider a multi-input, multi-output logic module h4 which implements a Boolean function. M can be a single logic gate or a higher level circuit block. We assume that the inputs to M, gr , gz, ..g,, are mutually independent processes P, A P1,AI Pl.A2 + P2.Al basic gates each having a signal probability of P('i), and a signal activity of A(gi), i 5 n. The signal probability at the output can he easily computed using one of the methods described in [4] . For example, if PI, Pz, and Ps are the input signal probabilities to a three input AND gate, the output signal probability is given by PlPzPs, whereas, for an OR gate the output signal probability is 1 -(I -Pr)(l -Pz)(l -Pa). For an inverter, the ouput signal probability is simply (1 -PI), where PI is the input signal probability.
The signal activity at any output h,, of M is given by D(Zi) Here xi, i = 1, .., n are the module inputs and ahlag is the boolean difference of function g with respect to h and is defined by Figure 1 shows the propagation of signal activity through AND, OR, and NOT gates. The signal probabilities and the circuit activities at the primary inputs to a circuit are assumed to he available.
The power dissipation in a CMOS circuit can be modeled in terms of the circuit activity of the nodes. In CMOS majority of the power is dissipated when there is a transition (ONE to ZERO or ZERO to ONE) at the ouput of a gate. The rest of the power is dissipated due to direct-path short circuit current, and leakage current and are not dominant. Hence, the average power dissipation in a CMOS circuit can be written as [I]:
summing over all circuit nodes 9;. The capacitive load Ci at each node of a circuit can be approximated by the fanout factor at that node. If the average current draw11 from the supply voltage Vhd is I, then the average power dissipated in the logic is VddZ. Hence, it is clear from Equation (3) that the average supply current (or Vdd current) is given by z= ifid cciA (Pt) where the summation is taken over all circuit nodes gi.
3 Accurate Signal Probability Calculation
The prohability of a logic signal s expressed as P(s = I) or P, is a real nurnher in the range [O, l] which expresses the probability that signal s l1as logic value 1. It is easy to compute signal prohahilities for all nodes in a circuit that does not have reconvergent fanout. There has heen much work on hounding or estimating the signal probabilities, but the results ohtained are either inexact or approximate. Since having correct signal prohahilities w= important to the investigation of the current problem, it W.U decided to use the general algorithm proposed in [2] and do as efficient an implementation as possible. The algorithm is as follows. Alyoritltrn : Compute Sig11al Probahilities Znputa : Circuit, signal prohahilities of all the inputs Output : Signal probabilities for all nodes of the circuit
Step I : For each input signal and gate output in tile circuit, assign a unique variable.
Step 2 : Starting at the inputs and proceeding to the outputs, write the expression for the output of eacl1 gate as a functi.on (using standard expressions for each gate type for probahility of its output signal in term of its mutually independent input signals) of its input expressions.
Step 3 : Suppress all exponents in a given expression to obtain the correct probability expression for that signal. Table 1 illustrates the computation of signal probabilities for a circuit implementing function y = z~A(z~Vz3)Vz~Az~ as shown in Figure 2 .
We devised a data representation for signal probability expressions whicl1 is memory efficient and which allows us to perform the necessary operations efficiently. In this representation we have taken advantage of the fact that exponents have been suppressed and therefore, a signal prohability expression may contain a variahle (assigned to one of the inputs) raised to power 1 or may not contain it. So each product term may he regarded as a set with variahlea as its elements. The multiplication of two product terms can be achieved by taking the union of the corresponding sets. The primary inputs of the circuit under consideration are arbitrarily ordered and assigned indices. Let 2,, 0 < j < M, be the primary input signals. Let p, he the signal ;probability variable (a, b, and c in the example ahove) assigned to input zJ, i.e. P(z, = 1) = pJ. A product term Q, (a, bc, -2abc, etc. in the examples ahove) is represented as a pair ((I,, a,), where hoth (I, and pi are integers. oi is called the cor%ficient of the term and may he negative or positive. p, is regarded as a bit string. Bit j of p;, written o,,, is 1 if and ouly if the corresponding product term contains the variahle p, and is 0 otherwise. Hence for the product term -2abc in the example above, coefficient = -2 and the hit array = 111. Wl1en two product terms Q, and Q, are muttipliecl, the resulting product term Qk is give11 by (ok, ak), where ok = (It * C-t], and Pkl = P,I A /J,r. It is easy to see ttiat, we can define a full order relation on the set of all possible product terms. Qi < Q, if /3i < pJ, where both p, and flJ are interpreted as integers. Each proherbility expression is represented as an ordered list of its product terms, i.e., P(G) = (Q1, Q2, .., Q",). It is obvious that the SUIII of two expressio11s P(G) and P(H) can he determined in O(nc + 11~) time and the prodrrct in O(nc * no) time.
In the preceding discussion it was implicitly assumed that the word size of the machine is larger than M. When this is not the case multiple words 1nay he used to implement each /?i.
We have assumed t.liat ttie primary input si.gnals (il, . ..i.,,) are mutually independent. If they are not, then we can fintl a set of rr mutually independent signals (i: ,..., ik), n 5 rn, such tliat eacli i, can be expressed in terms of i;. N ow, the signal probahilities of i,s will he given hy symholic expressions containing signal probahilities of i;s. The signal probability expressions for internal nodes will also be in terms of signal probabilities of i;s rather than i,s. W is the channel width, and H and m are parameters independent of transistor currents.
It can be ohserved from the equations for E and H9"te that for designing hot carrier and electromigration resistant circuits at the gate level, the following expression has to be minimized:
c Agcmfgote 03) summing over all the gates of the circuit.
The ahove expression is given hy R and can be thought of as an unreliability factor.
The larger is the value of R, the larger will be the unreliability of the circuit.
Logic Synthesis for Reliability
A complicated two level Boolean function is often implemented to have additional levels hetween inputs and outputs. Multilevel optimization of a set of such Boolean functions involves creating new intermediate signals and/or removing some of the existing ones to achieve reduction in area and to meet other design constraints such as performance.
The global area optimization process of MIS [9] turned out to be very well-suited for extensions to consider the impact on reliability of a circuit. The input to the optimization process is a set of Boolean functions. A procedure, called kernel finds some or all c&e-free multiple or single cube divisors of each of the functions and retains those divisors which are common to two or more functions. The best few common divisors are factored out and the affected functions are simplified by a second procedure called substitutim.
This process is repeated until no common divisors can be found. The "good"ness of a divisor is measured by the magnitude of area saving it brings about. In our system, this has been extended to take reliability also into account.
Factorization
In this section we consider the effect of factoring out a common .suhexpression from several expressions and also that of selecting a factor from amongst possible factors. Let g = g(u1, ~2, .., UK); K 1 1, he a common suhexpression of functions fi, fi, .., f~; L 2 2. Let Al, ~2, .., UM;M 2 (I be the nodes internal to g. Each input uk to g is either primary input or the output of a node in the circuit.
When g is factored out of fi, fi, .., fr., the signal prohahilities and circuit activities at all the nodes of the Boolean network remain unchanged.
However, the capacitances at the output of the driver gates of ~1, ~2, ..,u,i change. Each such gate now drives (L -1) fewer gates than before. This results in a reduction in the unreliulilily factor which is given by
Here .4(z) is the signal activity at node 2, nul, is the number of gat.es belonging to node g and driven hy signal Uk (there are ga.tes not belonging to g which are also driven hy ?lk) and CO is the load capacitance due to a fanout equal to one gate.
The driver gate of the newly created node g drives exactly as many gates as the driver gates of all its copies (which exist,etl prior to factorization) taken together, so there is no change in this component of reliability.
Since there is only one copy of g in place of L, there are t -1 fewer copies of internal nodes ~1, ~2, .., VM switching. The area saving AA(g) due to a divisor g is found as in [Y] . Let T(g) be the numher of literals in the factored form of g. Then,
The net improvement is given by, S(g)=aR*q+ar*F.
Here RT and AT are the area and reliability factor of the input Boolean network, and aR and aA are weight factors: 0 5 aA,aR < 1, and aR + aA = 1.0.
5.2
The optimization procedure
At the heginning of the optimization procedure, signal probahilities and activities for each internal and output node is computed.
Each time a common divisor g = g(u1, ug , .., UK) is factored out, the P(uk = 1) and A(uk), 1 5 k 5 K, are known but P(u, = 1) and A(u,), 1 5 m 5 M, iare not. The latter are computed when AR(g) is being evaluated and are retained.
Thus once again P(s = 1) and A.(s), for each node J are known.
The parameter No is used to control the numher of kernel intersections (cube free divisors common to two or more functions)
which are suhstituted into all the functions before the set of kernel intersections is recomputed. Recomputing after a single substitution is wasteful as only some of the functions have changed.
On the other hami, with each substitution, some of the kernel intersections hecome invalid.
Algorilhrn : Reliability driven multilevel logic optimization Inputs : Boolean network F, input signal probability P(z, = 1.) and activity A(ei) for each primary input Zi, No Output : Optimized Boolean network F', P(s = 1) and A(s) for each node in the optimized network.
Step 0 : Compute P(s = 1) and A(s) for each node s in F.
Step 1 : Rqpeat steps 2 through 4.
step 2 : G = (J,@ K(f), where K(f) = set of ail divisors of .f. Set of kernels (cube free divisors) is computed for each function.
G' is the union of all the sets of kernels.
StelJ 3 1 G = {g 1 (g E G') A (g E K(fi)) A (9 E K(f,)) A (i # j)). G, the set of kernel intersections, is the set of those kernels which apply to more than one function.
Step 4 : Repeat steps 5 through 7 NO times Step 5 : Find g, pg, d, such that
If AA(g) < 0, terminate procedure. g is the kernel intersection which brings ahout largest saving. The signal probability and activity of the output signal of g are remembered. If the area component of total saving is negative, there are no more multiple-cube divisors common to two or more functions and so we stop.
Step 6 : For all f such that f E F A g E K(f), subistitute variable g in f in place of the suhexpression g(ul, ~2, .., UK). Each function, which hers the expression g as one of its Table 2 : Experimental results kernels, has the new variahle g substituted into it in place of the expression.
Step 7 : F = FU{sL G = G -(9). PCs = 1) = pg, A(g) = d,. New function g is added to the set of functions F. The newly added node is assigned signal probability and activity values from step 5.
Implementation and Results
The algorithms for logic synthesis to achieve higher reliahility have been implemented in LISP on an Explorer workstation. Tahle 2 shows the results for MCNC combinational benchmark examples. In each case each input signal was asigned a signal probability of 0.5 and a signal activity of a randomly generated number (once for every example and then the same value for all subsequent runs of that example) in the range from .Ol to 50 million transitions per second. It should he noted that circuits would be synthesized differently if a different signal prohahilities and activities were used. The area is in terms of literals and the unreliability factor R represents the reliability of the circuit.
(a~ = 1, a~ = 0) corresponds to the traditional multilevel optimization where reliahility optimization is not considered. At first the choice of parameters (QA = (I, cry = 1) may appear strange, and one may expect the resulting areas to be very large. But as the results show that is not what happens. Optimization of reliahility is achieved by eliminating, at a time, redundant copies of one suhexpression which has higher weighted sum (weighted hy the capacitance at the node) of signal activities at its nodes than other suhexpressions. Elimination of any common suhexpression automatically results in reduction in area.
Conclusions
A logic synthesis system has been developed which considers reliahility degradation due to electromigration and hote carrier effects early in the design phase. Electromigration and hot carrier effects can he modeled in terms of signal activity, and hence, a particular circuit can he synthesized in different ways for different applications which require different types of inputs. Another important observation is that higher reliability is also associated with lower power dissipation. Results on MCNC synthesis benchmarks show that a minimum area circuit is usually not associated with highest reliahility.
